

~~Edward G. Poplawski~~  
~~Bryan K. Anderson~~  
~~Denise L. McKenzie~~  
~~Sandra S. Fujiyama~~  
~~Olivia M. Kim~~  
~~SIDLEY AUSTIN LLP~~  
~~555 West Fifth Street~~  
~~Los Angeles, CA 90013-1010~~  
~~Telephone: (213) 896-6601~~  
~~Facsimile: (213) 896-6600~~

~~Attorneys for Plaintiffs/Counterdefendants~~  
~~Cornell University and Cornell Research~~  
~~Foundation, Inc.~~ UNITED STATES DISTRICT COURT  
NORTHERN DISTRICT OF NEW YORK

CORNELL UNIVERSITY, a non-profit  
New York corporation, and CORNELL  
RESEARCH FOUNDATION, INC., a non-  
profit New York corporation,

*Plaintiffs,*

v.

HEWLETT-PACKARD COMPANY, a  
Delaware corporation,

*Defendant.*

HEWLETT-PACKARD COMPANY, a  
Delaware corporation,

*Counterclaimant,*

v.

CORNELL UNIVERSITY, a non-profit  
New York corporation, and CORNELL  
RESEARCH FOUNDATION, INC., a non-  
profit New York corporation,

*Counterdefendants.*

~~Civil Action No.: 01-CV-1974-NAM-DEP~~

**PLAINTIFFS' HEWLETT-PACKARD'S**  
**PROPOSED REVISIONS TO CORNELL'S**  
**PROPOSED CLAIM CONSTRUCTIONS**  
**FOR THE JURY**

**Civil Action No.:**  
**01-CV-1974-NAM-DEP**

~~JUDGE~~**Judge:**  
~~TRIAL~~**Trial:**

Hon. Randall R. Rader  
May 19, 2008

Defendant Hewlett-Packard Co. ("HP") submits the following proposed claim construction chart to be provided to the jury. For the Court's convenience, a redline comparing Cornell's and HP's proposed charts is attached as Exhibit A.

**Claim Constructions****Claim 1:**

<b><u>Term</u></b>	<b><u>Court's Definition</u></b>
<b>“Concurrencies”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field (e.g. OP) of the instruction; (2) a field for each source register (one or more <del>=</del> e.g. S1) specified by the instruction; (3) an essential dependency field (i.e. $\alpha$ (Si), e.g. $\alpha$ (S1)) corresponding to each source register specified by the instruction; (4) a field for each destination register (one or more <del>=</del> e.g. D) specified by the instruction; and (ii) Logic that: (1) decrements a value >0 in the essential dependency field; (2) determines when the value corresponding to $\alpha$ (Si) is zero; and (3) obtains an initial value for $\alpha$ (Si).
<b><u>“<math>\alpha</math>”</u></b>	<u><math>\alpha</math> is the number of times that a register is used as a destination register in preceding, uncompleted instructions.</u>
<b><u>“<math>\alpha</math>(S1)”</u></b>	<u><math>\alpha</math>(S1) is the number of times that an instruction's S1 register is used as a destination register in preceding, uncompleted instructions.</u>
<b><u>“Source register”</u></b>	<u>A register storing an instruction operand.</u>
<b><u>“Destination register”</u></b>	<u>A register storing an instruction result.</u>
<b><u>“Decrement”</u></b>	<u>Subtract from the value by the specified amount.</u>
<b><u>“Register”</u></b>	<u>A data storage element within the processor.</u>
<b><u>“Operand”</u></b>	<u>A value supplied for an operation performed by a functional unit.</u>
<b><u>“Result”</u></b>	<u>A value produced by an operation performed by a functional unit.</u>
<b>“Execution unit”</b>	A device containing multiple functional units for executing arithmetic/logic instructions.

<u><b>Term</b></u>	<u><b>Court's Definition</b></u>
<b>“Functional unit(s)”</b>	Performs arithmetic/logic operations on various data types.
<b>“Instruction”</b>	An expression that specifies one or more operations and identifies the applicable operands.
<b>“Instruction issuing system”</b>	A system comprising an instruction issuing unit.
<b>“Memory”</b>	Data storage elements outside the processor for storage of instructions and data.
<b>“Non-sequential instructions”</b>	Instructions ordered differently than the order in which they appeared in the instruction stream.
<b>“Processor”</b>	A device that interprets and executes instructions.
<b>“Single processor cycle”</b>	The shortest amount of time in which a functional unit can complete an operation.

**Claim 1 (Continued):****Means Plus Function Phrases:**

<p><b>“Means for detecting the existence of concurrencies in said instructions received from said memory”</b></p>	<p>The function is “determining the existence of a plurality of instructions that are ready to be issued at the same time because they are data dependency free.”</p> <p>The structure corresponding to this function is the “dispatch stack” as defined above for Claim 1.</p> <p><del>Further, the Court has determined that the PCM is not a necessary structure corresponding to the detecting function</del></p>
<p><b>“Means for issuing multiple instructions and non-sequential instructions to said execution unit within a single processor cycle when a concurrency is detected by said means for detecting the existence of concurrencies in said instructions”</b></p>	<p>The function is “issuing multiple and non-sequential (i.e., out-of-order) instructions within a single processor cycle that have become dependency free.”</p> <p>The structure corresponding to this function is a “reservation circuit.”</p> <p>A “reservation circuit” is a common component used with processors and has conventional arbitration logic (i.e., circuitry).</p>

**Claim 2:**

<u>Term</u>	<u>Court's Definition</u>
<b>“Arithmetic/logic operation”</b>	Instructions are sent to their respective functional units along with their respective operands for execution.
<b>“Concurrencies”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	<p>An enriched instruction buffer (or DS) including:</p> <p>(i) A cell for each instruction, each cell having at least the following resultant fields:</p> <ol style="list-style-type: none"> <li>(1) an operation field (<i>e.g.</i> OP) of the instruction;</li> <li>(2) a field for each of two source registers (<i>e.g.</i> S1 and S2) specified by the instruction;</li> <li>(3) two essential dependency fields (<i>i.e.</i> <math>\alpha</math> (S1) and <math>\alpha</math> (S2)) corresponding to the two source registers (<i>e.g.</i> S1 and S2) specified by the instruction;</li> <li>(4) a field for each destination register (one or more <span style="color: red;">—</span> <i>e.g.</i> D) specified by the instruction; and</li> </ol> <p>(ii) Logic that:</p> <ol style="list-style-type: none"> <li>(1) decrements a value <math>&gt;0</math> in <span style="color: red;">the</span><span style="color: blue;">each</span> essential dependency field;</li> <li>(2) determines when the values corresponding to <math>\alpha</math> (S1) and <math>\alpha</math> (S2) are zero; and</li> <li>(3) obtains initial values for <math>\alpha</math> (S1) and <math>\alpha</math> (S2).</li> </ol>
<b><u>“<math>\alpha</math>”</u></b>	<u><math>\alpha</math> is the number of times that a register is used as a destination register in preceding, uncompleted instructions.</u>
<b><u>“<math>\alpha</math>(S1)”</u></b>	<u><math>\alpha</math>(S1) is the number of times that an instruction's S1 register is used as a destination register in preceding, uncompleted instructions.</u>
<b><u>“<math>\alpha</math>(S2)”</u></b>	<u><math>\alpha</math>(S2) is the number of times that an instruction's S2 register is used as a destination register in preceding, uncompleted instructions.</u>
<b><u>“Source register”</u></b>	<u>A register storing an instruction operand.</u>
<b><u>“Destination register”</u></b>	<u>A register storing an instruction result.</u>
<b><u>“Decrement”</u></b>	<u>Subtract from the value by the specified amount.</u>

<u>Term</u>	<u>Court's Definition</u>
<b>“Instruction issuing system”</b>	A system comprising an instruction issuing unit.
<b>“Memory”</b>	Data storage elements outside the processor for storage of instructions and data.
<b>“Operand”</b>	A value supplied for an operation performed by a functional unit.
<b>“Register”</b>	A data storage element within the processor.
<b>“Result”</b>	A value produced by an operation performed by a functional unit.





Claim 6:

<u>Term</u>	<u>Court's Definition</u>
<b>“Arithmetic/logic operation”</b>	Instructions are sent to their respective functional units along with their respective operands for execution.
<b>“Concurrencies”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field ( <i>e.g.</i> OP) of the instruction; (2) a field for each of two source registers ( <i>e.g.</i> S1 and S2) specified by the instruction; (3) two essential dependency fields ( <i>i.e.</i> $\alpha$ (S1) and $\alpha$ (S2)) corresponding to the two source registers ( <i>e.g.</i> S1 and S2) specified by the instruction; (4) a field for each destination register (one or more - <i>e.g.</i> D) specified by the instruction; and (ii) Logic that: (1) decrements a value >0 in <del>the</del> <b>each</b> essential dependency field; (2) determines when the values corresponding to $\alpha$ (S1) and $\alpha$ (S2) are zero; and (3) obtains initial values for $\alpha$ (S1) and $\alpha$ (S2).
<b><u>“<math>\alpha</math>(S1)”</u></b>	<b><u><math>\alpha</math>(S1) is the number of times that an instruction's S1 register is used as a destination register in preceding, uncompleted instructions.</u></b>
<b><u>“<math>\alpha</math>(S2)”</u></b>	<b><u><math>\alpha</math>(S2) is the number of times that an instruction's S2 register is used as a destination register in preceding, uncompleted instructions.</u></b>
<b><u>“Source register”</u></b>	<b><u>A register storing an instruction operand.</u></b>
<b><u>“Destination register”</u></b>	<b><u>A register storing an instruction result.</u></b>
<b><u>“Decrement”</u></b>	<b><u>Subtract from the value by the specified amount.</u></b>
<b>“Detecting the existence of concurrencies in instructions stored in said dispatch stack”</b>	Determining the existence of a plurality of dependency free instructions stored in the dispatch stack.
<b>“Functional unit(s)”</b>	Performs arithmetic/logic operations on various data types.
<b>“Instruction”</b>	An expression that has a specific format ( <i>i.e.</i> , OP, S1, S2, D).

<u>Term</u>	<u>Court's Definition</u>
<b>“Issuing multiple instructions and non-sequential instructions within a given processor cycle when the existence of concurrencies is detected”</b>	Issuing multiple and non-sequential instructions when the dispatch stack has detected a plurality of concurrently executable ( <i>i.e.</i> data dependency free) instructions.
<b>“Issuing instructions”</b>	Instructions are sent to their respective functional units along with their respective operands for execution.
<b><u>“Non-sequential instructions”</u></b>	<b><u>Instructions ordered differently than the order in which they appeared in the instruction stream.</u></b>
<b><u>“Operand”</u></b>	<b><u>A value supplied for an operation performed by a functional unit.</u></b>
<b><u>“Processor”</u></b>	<b><u>A device that interprets and executes instructions.</u></b>
<b><u>“Register”</u></b>	<b><u>A data storage element within the processor.</u></b>
<b><u>“Result”</u></b>	<b><u>A value produced by an operation performed by a functional unit.</u></b>



**Claim 6 (Continued):**

<b><u>Term</u></b>	<b><u>Court's Definition</u></b>
<b><u>"Non-sequential instructions"</u></b>	<del>Instructions ordered differently than the order in which they appeared in the instruction stream.</del>
<b><u>"Operand"</u></b>	<del>A value supplied for an operation performed by a functional unit.</del>
<b><u>"Processor"</u></b>	<del>A device that interprets and executes instructions.</del>
<b><u>"Register"</u></b>	<del>A data storage element within the processor.</del>
<b><u>"Result"</u></b>	<del>A value produced by an operation performed by a functional unit.</del>

**Claim 14:**

<b><u>Term</u></b>	<b><u>Court's Definition</u></b>
<b>“A plurality of instructions which are concurrently executable”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field ( <i>e.g.</i> OP) of the instruction; (2) a field for each source register (one or more $\alpha$ <i>e.g.</i> S1) specified by the instruction; (3) an essential dependency field ( <i>i.e.</i> $\alpha$ (Si), <i>e.g.</i> $\alpha$ (S1)) corresponding to each source register specified by the instruction; (4) a field for each destination register (one or more $\alpha$ <i>e.g.</i> D) specified by the instruction; and (ii) Logic that: (1) decrements a value $>0$ in the essential dependency field; (2) determines when the value corresponding to $\alpha$ (Si) is zero; and (3) obtains an initial value for $\alpha$ (Si).
<b><u>“<math>\alpha</math>”</u></b>	<u><math>\alpha</math> is the number of times that a register is used as a destination register in preceding, uncompleted instructions.</u>
<b><u>“<math>\alpha</math>(S1)”</u></b>	<u><math>\alpha</math>(S1) is the number of times that an instruction's S1 register is used as a destination register in preceding, uncompleted instructions.</u>
<b><u>“Source register”</u></b>	<u>A register storing an instruction operand.</u>
<b><u>“Destination register”</u></b>	<u>A register storing an instruction result.</u>
<b><u>“Decrement”</u></b>	<u>Subtract from the value by the specified amount.</u>
<b><u>“Register”</u></b>	<u>A data storage element within the processor.</u>
<b><u>“Operand”</u></b>	<u>A value supplied for an operation performed by a functional unit.</u>
<b><u>“Result”</u></b>	<u>A value produced by an operation performed by a functional unit.</u>
<b>“Execution unit”</b>	A device containing multiple functional units for executing arithmetic/logic instructions.
<b>“Functional units”</b>	Performs arithmetic/logic operations on various data types.

<b><u>Term</u></b>	<b><u>Court's Definition</u></b>
<b>“Instruction”</b>	An expression that specifies one or more operations and identifies the applicable operands.
<b>“Instruction issuing system”</b>	A system comprising an instruction issuing unit.
<b>“Memory”</b>	Data storage elements outside the processor for storage of instructions and data.
<b>“Non-sequential instructions”</b>	Instructions ordered differently than the order in which they appeared in the instruction stream.
<b>“Processor”</b>	A device that interprets and executes instructions.
<b>“Single processor cycle”</b>	The shortest amount of time in which a functional unit can complete an operation.

**Claim 14 (Continued):****Means Plus Function Phrases:**

<p><b>“Means for detecting the existence of concurrencies in said instructions received from said memory”</b></p>	<p>The function is “determining the existence of a plurality of instructions that are ready to be issued at the same time because they are data dependency free.”</p> <p>The structure corresponding to this function is the “dispatch stack” as defined above for Claim 14.</p> <p><del>Further, the Court has determined that the PCM is not a necessary structure corresponding to the detecting function</del></p>
<p><b>“Means for issuing multiple instructions and non-sequential instructions to said execution unit within a single processor cycle when concurrently executable instructions are detected by said means for detecting the existence of concurrently executable instructions in said instructions”</b></p>	<p>The function is “issuing multiple and non-sequential (i.e., out-of-order) instructions within a single processor cycle that have become dependency free.”</p> <p>The structure corresponding to this function is a “reservation circuit.”</p> <p>A “reservation circuit” is a common component used with processors and has conventional arbitration logic (i.e., circuitry).</p>

**Claim 15:**

<b><u>Term</u></b>	<b><u>Court's Definition</u></b>
<b>“A plurality of instructions which are concurrently executable”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field ( <i>e.g.</i> OP) of the instruction; (2) a field for each source register (one or more $\alpha$ <i>e.g.</i> S1) specified by the instruction; (3) an essential dependency field ( <i>i.e.</i> $\alpha$ (Si), <i>e.g.</i> $\alpha$ (S1)) corresponding to each source register specified by the instruction; (4) a field for each destination register (one or more $\alpha$ <i>e.g.</i> D) specified by the instruction; and (ii) Logic that: (1) decrements a value $>0$ in the essential dependency field; (2) determines when the value corresponding to $\alpha$ (Si) is zero; and (3) obtains an initial value for $\alpha$ (Si).
<b><u>“<math>\alpha</math>”</u></b>	<b><u><math>\alpha</math> is the number of times that a register is used as a destination register in preceding, uncompleted instructions.</u></b>
<b><u>“<math>\alpha</math>(S1)”</u></b>	<b><u><math>\alpha</math>(S1) is the number of times that an instruction's S1 register is used as a destination register in preceding, uncompleted instructions.</u></b>
<b><u>“Source register”</u></b>	<b><u>A register storing an instruction operand.</u></b>
<b><u>“Destination register”</u></b>	<b><u>A register storing an instruction result.</u></b>
<b><u>“Decrement”</u></b>	<b><u>Subtract from the value by the specified amount.</u></b>
<b><u>“Register”</u></b>	<b><u>A data storage element within the processor.</u></b>
<b><u>“Operand”</u></b>	<b><u>A value supplied for an operation performed by a functional unit.</u></b>
<b><u>“Result”</u></b>	<b><u>A value produced by an operation performed by a functional unit.</u></b>



<u>Term</u>	<u>Court's Definition</u>
<b>“Detecting the existence of a plurality of instructions which are concurrently executable from those instructions stored in said dispatch stack”</b>	Determining the existence of a plurality of dependency free instructions stored in the dispatch stack.
<b>“Execution unit”</b>	A device containing multiple functional units for executing arithmetic/logic instructions.
<b>“Functional unit(s)”</b>	Performs arithmetic/logic operations on various data types.
<b>“Instruction”</b>	An expression that specifies one or more operations and identifies the applicable operands.
<b>“Issuing instructions”</b>	Instructions are sent to their respective functional units along with their respective operands for execution.
<b><u>“Issuing multiple instructions and non-sequential instructions within a given processor cycle when said plurality of concurrently executable instructions are detected”</u></b>	<b><u>Issuing multiple and non-sequential instructions when the dispatch stack has detected a plurality of concurrently executable (i.e. data dependency free) instructions.</u></b>
<b><u>“Non-sequential instructions”</u></b>	<b><u>Instructions ordered differently than the order in which they appeared in the instruction stream.</u></b>
<b><u>“Processor”</u></b>	<b><u>A device that interprets and executes instructions.</u></b>

**Claim 15 (Continued):**

<b><u>Term</u></b>	<b><u>Court's Definition</u></b>
<b><u>"Issuing multiple instructions and non-sequential instructions within a given processor cycle when said plurality of concurrently-executable instructions are detected"</u></b>	<del>Issuing multiple and non-sequential instructions when the dispatch stack has detected a plurality of concurrently-executable (<i>i.e.</i> data dependency free) instructions.</del>
<b><u>"Non-sequential instructions"</u></b>	<del>Instructions ordered differently than the order in which they appeared in the instruction stream.</del>
<b><u>"Processor"</u></b>	<del>A device that interprets and executes instructions.</del>

**Claim 18:**

<b>Term</b>	<b>Court's Definition</b>
<b>"Destination register"</b>	A register storing an instruction result.
<b>"Register"</b>	A data storage element within the processor.
<b>"Source register"</b>	A register storing an instruction operand.

Authority:

March 26, 2004 Memorandum-Decision and Order ~~(Dkt. No. 225)~~.

Dated: May 9, 2008

Respectfully Submitted,

/s/ Erin Penning  
John Allcock (Bar Roll No. 502997)  
Sean Cunningham (Bar Roll No. 513394)  
Arthur A. Wellman, Jr. (Bar Roll No. 513520)  
Erin Penning (Bar Roll No. 513579)  
DLA PIPER US LLP  
401 B Street, Suite 1700  
San Diego, CA 92101-4297  
Tel: 619.699.2700 Fax: 619.699.2701  
E-mail: john.allcock@dlapiper.com

Barry K. Shelton (Bar Roll No. 503040)  
FISH & RICHARDSON P.C.  
111 Congress Avenue, Suite 810  
Austin, Texas 78701  
Tel: 512.226.8105 Fax: 512.320.8935  
Email: shelton@fr.com

James C. Moore (Bar Roll No. 102219)  
Jerauld E. Brydges (Bar Roll No. 511646)  
HARTER, SECREST & EMERY LP  
1600 Bausch & Lomb Place  
Rochester, NY 14604-2711  
Tel: 585.232.6500 Fax: 585.232.2152  
E-mail: jbrydges@hselaw.com

Attorneys for Defendant/Counterclaimant  
Hewlett-Packard Company